您好,欢迎来到易妖游戏网。
搜索
您的当前位置:首页CD4040BCMX资料

CD4040BCMX资料

来源:易妖游戏网


元器件交易网www.cecb2b.com

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersMay 2007CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersFeatures■Wide supply voltage range: 3.0V to 15V■High noise immunity: 0.45 VDD (Typ.)■Low power TTL compatibility: Fan out of 2 driving 74L tmGeneral DescriptionThe CD4060BC is a 14-stage ripple carry binary counter,and the CD4040BC is a 12-stage ripple carry binarycounter. The counters are advanced one count on thenegative transition of each clock pulse. The counters arereset to the zero state by a logical “1” at the reset inputindependent of clock.or 1 driving 74LS■Medium speed operation: 8MHz typ. at VDD = 10V■Schmitt trigger clock inputOrdering InformationOrder NumberCD4040BCMCD4060BCMCD4060BCNPackage Number Package DescriptionM16AM16AN16E16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150\" Narrow16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150\" Narrow16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300\" WideDevices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering number.Connection DiagramsPin Assignments for DIP and SOICCD4040BCPin Assignments for DIP and SOICCD4060BCTop View Top View©1987 Fairchild Semiconductor CorporationCD4040BC, DCD4060BC Rev. 1.5

www.fairchildsemi.com

元器件交易网www.cecb2b.com

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersSchematic Diagrams

CD4040BC

CD4060BC

©1987 Fairchild Semiconductor CorporationCD4040BC, DCD4060BC Rev. 1.5

www.fairchildsemi.com

2

元器件交易网www.cecb2b.com

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersCD4060B Typical Oscillator Connections

RC Oscillator

Crystal Oscillator

©1987 Fairchild Semiconductor CorporationCD4040BC, DCD4060BC Rev. 1.5

www.fairchildsemi.com

3

元器件交易网www.cecb2b.com

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersAbsolute Maximum Ratings(1)

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be

operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol Parameter VDDVINTSPD

Supply Voltage Input Voltage

Storage Temperature RangePackage Dissipation N PackageM Package

TL

Lead Temperature (Soldering, 10 seconds)

Rating

–0.5V to +18V–0.5V to VDD +0.5V–65°C to +150°C

700mW500 mW260°C

Note:

1.VSS = 0V unless otherwise specified.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol Parameter VDDVINTA

Supply Voltage Input Voltage

Operating Temperature Range

Rating

+3V to +15V0V to VDD

–55°C to +125°C

©1987 Fairchild Semiconductor CorporationCD4040BC, DCD4060BC Rev. 1.5

www.fairchildsemi.com

4

元器件交易网www.cecb2b.com

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersDC Electrical Characteristics(2)

–55°C

Symbol

IDD

+25°C

51020

000

4.959.9514.95

51015246

3.57.011.00.511.33.4–1.3–3.4

3690.882.258.8–2.25–8.8–10–510–5

–0.10.11.53.04.00.050.050.05

+125°C

1503006000.050.050.05

4.959.9514.95

1.53.04.0

3.57.011.00.360.92.4–0.36–0.9–2.4

–1.01.0

µAmAmAVVVVµA

ParameterConditionsMin.Max.Min.Typ.Max.Min.Max.Units

510200.050.050.05

4.959.9514.95

1.53.04.0

3.57.011.00.1..2–0.–1.6–4.2

–0.10.1

Quiescent Device VDD = 5V, VIN = VDD or VSSCurrentVDD = 10V, VIN = VDD or VSS

VDD = 15V, VIN = VDD or VSS

LOW Level Output Voltage

VDD = 5VVDD = 10VVDD = 15VVDD = 5VVDD = 10VVDD = 15V

VDD = 5V, VO = 0.5V or 4.5VVDD = 10V, VO = 1.0V or 9.0VVDD = 15V, VO = 1.5V or 13.5V

VOL

VOH

HIGH Level Output Voltage

VIL

LOW Level Input Voltage

VIH

HIGH Level Input VDD = 5V, VO = 0.5V or 4.5VVoltageVDD = 10V, VO = 1.0V or 9.0V

VDD = 15V, VO = 1.5V or 13.5V

LOW Level

Output Current(3)

VDD = 5V, VO = 0.4VVDD = 10V, VO = 0.5VVDD = 15V, VO = 1.5VVDD = 5V, VO = 4.6VVDD = 10V, VO = 9.5VVDD = 15V, VO = 13.5VVDD = 15V, VIN = 0VVDD = 15V, VIN = 15V

IOL

IOH

HIGH Level

Output Current(3)

–0.51–0.88

IIN

Input Current

Note:

2.VSS = 0V unless otherwise specified.

3.Data does not apply to oscillator points φ0 and φ0 of CD4060BC. IOH and IOL are tested one output at a time.

©1987 Fairchild Semiconductor CorporationCD4040BC, DCD4060BC Rev. 1.5

www.fairchildsemi.com

5

元器件交易网www.cecb2b.com

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersAC Electrical Characteristics(4)

CD4040BC TA = 25°C, CL = 50pF, RL = 200kΩ, tr = tf = 20 ns, unless otherwise noted.

Symbol

tPHL1, tPLH1

Parameter

Propagation Delay Time to Q1

Conditions

VDD = 5VVDD = 10VVDD = 15V

Min.Typ.

25010075150604510050401255040

Max.

5502101503301259020010080335125100No LimitNo LimitNo Limit

Units

ns

tPHL, tPLH

Interstage Propagation Delay Time from Qn to Qn+1Transition Time

VDD = 5VVDD = 10VVDD = 15VVDD = 5VVDD = 10VVDD = 15V

ns

tTHL, tTLH

ns

tWL, tWH

Minimum Clock Pulse Width

VDD = 5VVDD = 10VVDD = 15V

ns

trCL, tfCL

Maximum Clock Rise and Fall Time

VDD = 5VVDD = 10VVDD = 15V

ns

fCL

Maximum Clock Frequency

VDD = 5VVDD = 10VVDD = 15V

1.545

410122001008020010080550

4502101704502101707.5

MHz

tPHL(R)

Reset Propagation Delay

VDD = 5VVDD = 10VVDD = 15V

ns

tWH(R)

Minimum Reset Pulse Width

VDD = 5VVDD = 10VVDD = 15V

ns

CINCPD

Average Input CapacitancePower Dissipation Capacitance

Any InputpFpF

Note:

4.AC Parameters are guaranteed by DC correlated testing.

©1987 Fairchild Semiconductor CorporationCD4040BC, DCD4060BC Rev. 1.5

www.fairchildsemi.com

6

元器件交易网www.cecb2b.com

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersAC Electrical Characteristics(5)

CD4060BC TA = 25°C, CL = 50pF, RL = 200k, tr = tf = 20 ns, unless otherwise noted.

Symbol

tPHL4, tPLH4

Parameter

Propagation Delay Time to Q4

Conditions

VDD = 5VVDD = 10VVDD = 15V

Min.Typ.

550250200150604510050401706550

Max.

13005254003301259020010080500170125No LimitNo LimitNo Limit

Units

ns

tPHL, tPLH

Interstage Propagation Delay Time VDD = 5Vfrom Qn to Qn+1

VDD = 10V

VDD = 15V

Transition Time

VDD = 5VVDD = 10VVDD = 15V

ns

tTHL, tTLH

ns

tWL, tWH

Minimum Clock Pulse Width

VDD = 5VVDD = 10VVDD = 15V

ns

trCL, tfCLMaximum Clock Rise and Fall TimeVDD = 5V

VDD = 10VVDD = 15V

ns

fCL

Maximum Clock Frequency

VDD = 5VVDD = 10VVDD = 15V

134

38102001008020010080550

4502101704502101707.5

MHz

tPHL(R)

Reset Propagation Delay

VDD = 5VVDD = 10VVDD = 15V

ns

tWH(R)

Minimum Reset Pulse Width

VDD = 5VVDD = 10VVDD = 15V

ns

CINCPD

Average Input CapacitancePower Dissipation Capacitance

Any InputpFpF

Note:

5.AC Parameters are guaranteed by DC correlated testing.

RC Oscillator Notes:1.R2 = 2 R1 to 10 R1

2.RC Oscillator applications are not recommended at supply voltages below 7.0V for R1 < 50kΩ3.f ≈

12.2 R1 CX

at VCC = 10V

©1987 Fairchild Semiconductor CorporationCD4040BC, DCD4060BC Rev. 1.5

www.fairchildsemi.com

7

元器件交易网www.cecb2b.com

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersPhysical Dimensions Dimensions are in millimeters unless otherwise noted.Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150\" NarrowPackage Number M16A©1987 Fairchild Semiconductor CorporationCD4040BC, DCD4060BC Rev. 1.5

www.fairchildsemi.com

8

元器件交易网www.cecb2b.com

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersPhysical Dimensions (Continued)Dimensions are in inches (millimeters) unless otherwise noted.Figure 2. 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300\" WidePackage Number N16E©1987 Fairchild Semiconductor CorporationCD4040BC, DCD4060BC Rev. 1.5

www.fairchildsemi.com

9

元器件交易网www.cecb2b.com

CD4040BC, 12-Stage Ripple Carry Binary Counters CD4060BC, 14-Stage Ripple Carry Binary CountersTRADEMARKSThefollowingareregisteredandunregisteredtrademarksandservicemarksFairchildSemiconductorownsorisauthorizedtouseandisnotintendedtobeanexhaustivelistofallsuchtrademarksACEx®BuilditNow™CorePLUS™CROSSVOLT™CTL™CurrentTransferLogic™EcoSPARK®FACTQuietSeries™FACT®FAST®FastvCore™FPS™FRFET®GlobalPowerResourceSMGreenFPS™GreenFPS™e-Series™GTO™i-Lo™IntelliMAX™ISOPLANAR™MegaBuck™MICROCOUPLER™MicroPak™Motion-SPM™OPTOLOGIC®OPTOPLANAR®PDP-SPM™Power220®Power247®POWEREDGE®Power-SPM™PowerTrench®ProgrammableActiveDroop™QFET®QS™QTOptoelectronics™QuietSeries™RapidConfigure™SMARTSTART™SPM®STEALTH™SuperFET™SuperSOT™-3SuperSOT™-6SuperSOT™-8SyncFET™ThePowerFranchise®™TinyBoost™TinyBuck™TinyLogic®TINYOPTO™TinyPower™TinyPWM™TinyWire™µSerDes™UHC®UniFET™VCX™DISCLAIMERFAIRCHILDSEMICONDUCTORRESERVESTHERIGHTTOMAKECHANGESWITHOUTFURTHERNOTICETOANYPRODUCTSHEREINTOIMPROVERELIABILITY,FUNCTION,ORDESIGN.FAIRCHILDDOESNOTASSUMEANYLIABILITYARISINGOUTOFTHEAPPLICATIONORUSEOFANYPRODUCTORCIRCUITDESCRIBEDHEREIN;NEITHERDOESITCONVEYANYLICENSEUNDERITSPATENTRIGHTS,NORTHERIGHTSOFOTHERS.THESESPECIFICATIONSDONOTEXPANDTHETERMSOFFAIRCHILD’SWORLDWIDETERMSANDCONDITIONS,SPECIFICALLYTHEWARRANTYTHEREIN,WHICHCOVERSTHESEPRODUCTS.LIFESUPPORTPOLICYFAIRCHILD’SPRODUCTSARENOTAUTHORIZEDFORUSEASCRITICALCOMPONENTSINLIFESUPPORTDEVICESORSYSTEMSWITHOUTTHEEXPRESSWRITTENAPPROVALOFFAIRCHILDSEMICONDUCTORCORPORATION.Asusedherein:1.Lifesupportdevicesorsystemsaredevicesorsystemswhich,(a)areintendedforsurgicalimplantintothebody,or(b)supportorsustainlife,and(c)whosefailuretoperformwhenproperlyusedinaccordancewithinstructionsforuseprovidedinthelabeling,canbereasonablyexpectedtoresultinsignificantinjurytotheuser.PRODUCTSTATUSDEFINITIONSDefinitionofTermsDatasheetIdentificationAdvanceInformationProductStatusFormativeorInDesignDefinitionThisdatasheetcontainsthedesignspecificationsforproductdevelopment.Specificationsmaychangeinanymannerwithoutnotice.Thisdatasheetcontainspreliminarydata;supplementarydatawillbepublishedatalaterdate.FairchildSemiconductorreservestherighttomakechangesatanytimewithoutnoticetoimprovedesign.Thisdatasheetcontainsfinalspecifications.FairchildSemiconductorreservestherighttomakechangesatanytimewithoutnoticetoimprovedesign.ThisdatasheetcontainsspecificationsonaproductthathasbeendiscontinuedbyFairchildsemiconductor.Thedatasheetisprintedforreferenceinformationonly.Rev.I282.Acriticalcomponentisanycomponentofalifesupportdeviceorsystemwhosefailuretoperformcanbereasonablyexpectedtocausethefailureofthelifesupportdeviceorsystem,ortoaffectitssafetyoreffectiveness.PreliminaryFirstProductionNoIdentificationNeededFullProductionObsoleteNotInProduction©1987 Fairchild Semiconductor CorporationCD4040BC, DCD4060BC Rev. 1.5

www.fairchildsemi.com

10

因篇幅问题不能全部显示,请点此查看更多更全内容

Copyright © 2019- vipyiyao.com 版权所有 湘ICP备2023022495号-8

违法及侵权请联系:TEL:199 18 7713 E-MAIL:2724546146@qq.com

本站由北京市万商天勤律师事务所王兴未律师提供法律服务